sl6rw (intel celeron 2200 mhz) Detail Information
We specialized in CPU trade, contact us if you need bulk sale or purchase this kind of CPU,please do not hesitate to contact us :
Email :raymond@nbcpu.com,Tel: +86 0755-82928539
Email :raymond@nbcpu.com,Tel: +86 0755-82928539
| General information | |
| Type | |
| Family | |
| Part number | |
| Frequency (MHz) | 2200 |
| Bus speed (MHz) | 400 |
| Clock multiplier | 22 |
| Package type | 478-pin FC-PGA2 |
| Socket type | |
| Architecture / Microarchitecture / Other | |
| CPUID | 0F27h |
| Core stepping | C1 |
| Processor core | Northwood-128 |
| Manufacturing technology (micron) | 0.13 |
| L2 cache size (KB) | 128 |
| Core voltage (V) | 1.25 - 1.525 |
| Case temperature (°C) | 70 |
| Notes on sSpec SL6RW | |
| |
CPU ID
| Intel Celeron 2.20 GHz SL6RW | |||||||||
|---|---|---|---|---|---|---|---|---|---|
|
| ||||||||
| General information | |
|---|---|
| Vendor: | GenuineIntel |
| Processor name (BIOS): | Intel(R) Celeron(R) CPU 2.20GHz |
| Logical processors: | 1 |
| Processor type: | Original OEM Processor |
| CPUID signature: | F27 |
| Family: | 15 (0Fh) |
| Model: | 2 (02h) |
| Stepping: | 7 (07h) |
| TLB/Cache details: | Data TLB: 4-KB or 4-MB pages, fully associative, 64 entries Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 128 entries No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache |
| Cache: | L1 data | L1 instruction | L2 |
|---|---|---|---|
| Size: | 8 KB | 12K uops | 128 KB |
| Associativity: | 4-way set associative |
8-way set associative |
2-way set associative |
| Line size: | 64 bytes | 64 bytes | |
| Comments: | sectored cache | sectored cache |
| Instruction set extensions | Additonal instructions | ||
|---|---|---|---|
| MMX | CLFLUSH | ||
| SSE | CMOV | ||
| SSE2 | CMPXCHG8B | ||
| FXSAVE/FXRSTORE | |||
| SYSENTER/SYSEXIT | |||
| Major features | Other features | ||
| On-chip Floating Point Unit | 36-bit page-size extensions | ||
| Advanced programmable interrupt controller | |||
| Debug store | |||
| Debugging extensions | |||
| L1 context ID | |||
| Machine check architecture | |||
| Machine check exception | |||
| Memory-type range registers | |||
| Model-specific registers | |||
| Page attribute table | |||
| Page global extension | |||
| Page-size extensions (4MB pages) | |||
| Pending break enable | |||
| Physical address extensions | |||
| Self-snoop | |||
| Thermal monitor | |||
| Thermal monitor and software controlled clock facilities | |||
| Time stamp counter | |||
| Virtual 8086-mode enhancements | |||
| xTPR Update Control | |||